![]() The current method employs the Routh Hurwitz Array method’s advantages to derive the reduced-order denominator polynomial, and the reduced order numerator is obtained based on the resultant denominator polynomial. The total delay of the IIR decimation filter via Merged Delay Transformation (MDT) is 0.181 ns with a Power Delay Product (PDP) of 3.5767. It is found that the performance of IIR filters is much enhanced over Finite Impulse Response (FIR) filters to keep flat response for altogether trial rates. Then the designed device is used to implement the full adder and the Infinite Impulse Response (IIR) filters. The proposed device’s highest ON current and largest ON/OFF current are claimed to be (3.62 × 10 −4 A/m) and (10 13), respectively. Gate staking of high k -dielectric (HfO 2) material with SiO 2 was used to prevent the loss of the Lattice misfit structure using the equivalent oxide thickness approach. Here, several advantages of SOI have been incorporated so that the low-voltage with low power (LVLP) VLSI designs digital circuits can be easily realized. The designed structures are calibrated with the reported structures considering the same model’s environment for the validation of the design. In this paper, N-type and P-Type low power SiGe Silicon on Insulator Vertical TFET (SOI-VTFETs) are designed and then their drain current is investigated.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |